mostly about open source FPGA tools and chip design tools

World
Joined January 2016
Edmund Humenberger retweeted
🚀 #SLogic32U3 blew past $200K in 10 days — 1000+ backers and counting. To celebrate: 50 milestone slots at $129 or $139, check it out! kickstarter.com/projects/sip… Missed the early bird? #Kickbooster is live — share SLogic32U3 and earn 10% on every referral! slogic32u3.kickbooster.me/bo…
1
8
1
31
3,879
Edmund Humenberger retweeted
Replying to @ray_castello
It's crazy.. people have been given the most incredible and powerful gift.. someone with no skill or talent, can convert/port a game to another system (imagine if we had that when we were kids!). And what do they do? Get it out as FAST as they can for likes/clout/fame or whatever so someone else doesn't beat them to it. You have this most incredible/powerful thing that levels the playing field between those that can and those that cannot.. and they don't even bother putting in a little extra effort to make sure it's polished and not trash. That's the part that gets me the most hahah. (well, that and the people that tell them their "work" is amazing). Like, come on! You really can't just spend a little MORE time to make it better.. since you completely short-cutted 4-6 years of learning, and 2-3 years of doing the project manually.. what's an extra week or two of prompting and tuning/polishing?💀
10
10
4
95
5,179
Edmund Humenberger retweeted
Replying to @fireandstart
是的,事实上不管在何种基准测试和口径下,NVIDIA的宣称算力都是最膨胀的,以至于带坏国内厂商不得不一起虚标算力,因为大多数人都不懂这些细节,只会看数字。。
1
12
789
Edmund Humenberger retweeted
Zeitlos #FPGA SOC/OS supports programming in Scheme, BASIC and C.
1
2
7
381
Edmund Humenberger retweeted
Bypassed the native wireless stack on ESP32-S3 & S31 to achieve arbitrary IQ transmission! Effectively turning these cheap IoT chips into SDR transmitters for custom RF protocols. 🤯Cleaning up the code with some example on GitHub today! #ESP32S3 #S31 #SDR #RF #HardwareHacking
3
9
2
121
4,977
Edmund Humenberger retweeted
#Slogic32U3 100M ADC module testing, enable your Logic Analyzer with Oscilloscope function~ Corresponds perfectly with the waveform on the oscilloscope! Just decided upgrade to MMCX connector~ Check it out soon, 2xADC module in 19$: kickstarter.com/projects/sip…
2
5
2
90
6,306
Edmund Humenberger retweeted
Want to get started with open-source FPGA development using Bazel? Here is a gentle guide to rules_openxc7 for Artix-7: reproducible synthesis and bitstream generation with zero manual tool compilation. hdlfactory.com/post/2026/10/… #FPGA #Bazel #Verilog
1
1
1
130
Edmund Humenberger retweeted
Bootloader operational! 🚀 In this OrangeCrab example, the bootloader is baked into the bitstream, while the CoreMark app is loaded from SPI flash.
1
2
157
Edmund Humenberger retweeted
We used to do proper write ups and proof of concept software to go with it. Now it's just who can slop together the most garbage code as quickly as possible and then move on to the next thing. (2/4)
1
2
76
2,151
Edmund Humenberger retweeted
And yes, I know this is just some command handling stuff, but the entire codebase is basically like this. The code is such a fucking mess that the pieces are scattered all over, so I'm checking everything. I'll try to do a proper write up this weekend.
1
1
16
910
Edmund Humenberger retweeted
Going through the ESP32 phy library reverse engineering process and there's these two blank object files that have an... interesting... name. Does the ESP32's phy contain an FPGA?!
12
10
2
245
20,008
Edmund Humenberger retweeted
Replying to @spark2k06 @ico_TC
Verified on hardware: #SPK286 demo on a ZXTRES+ (Artix-7 XC7A100T), all 22 self-checks pass at 40 MHz. Vivado build for now, openXC7 for the same board next. Sources: github.com/spark2k06/SPK286/…
2
1
2
110
Edmund Humenberger retweeted
ok Micropython was the culprit, dont use micro python for motor controllers!!!! XY stage is super fast and smooth now!
11
2
112
4,482