Engineer @ SiFive; Comp Arch PhD from UC Berkeley advised by @kasanovic & Jonathan Bachrach; @FireSimProject maintainer; I make FPGAs commit treason.

Berkeley, CA
Joined September 2015
David Biancolin retweeted
Local FPGA support (@XilinxInc U250) and distrib SW sims are coming to FireSim this week! @KarandikarSagar and @NayiriKr will cover these features at OSCAR 2022 at @ISCAConfOrg on Saturday. Thanks to great work by @davidbiancolin @abejgonza @TimSnyderATX! oscar-workshop.github.io/Pro…
David Biancolin retweeted
Join our tutorial on FireSim and Chipyard at @ISCAConfOrg on June 18th! Attendees will work hands-on with the Chipyard @RISC_V SoC generator and deploy fast FPGA-based simulations using FireSim on @awscloud EC2 F1 instances. Learn more: fires.im/isca-2022-tutorial/
I admire Vivado's tenacity. It's a shame it errors out when a design can't be feasibly implemented. It should switch to a larger device and issue a CRITICAL WARNING with a digikey link. #AlwaysShipTheBits
4
David Biancolin retweeted
okay in case it was not clear, the point here is that cows are eating i can't believe it's not butter to make more butter, so the butter we're eating are also less butter and more i can't believe it's not butter
1
1
10
Oooooooooooooof
Not exactly what we had in mind
2
Don’t be afraid of Covid? Sheeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee-it!
1,620
41,004
3,220
214,582
If FireSim were to support local boards, which would you be most interested in?
3
3
3
lecturing on vector processors today in grad comp arch
1
11
40
I wonder what fraction of unique ASIC designs taped-out last year could fit on this behemoth.
1
And now Albert Magyar giving his talk on Golden Gate: FireSim's new compiler!
1
3
9
Jenny Huang giving her talk on Centrifuge! A really cool example of using HLS for full-stack HW/SW co-design. She takes HLS-generated Verilog all the way through FireSim!
4
11
David Biancolin retweeted
Tomorrow at @ICCAD, Albert Magyar will be presenting our work on Golden Gate: the new optimizing #firrtl compiler included in FireSim 1.7.0. With Golden Gate, we went from fitting 4 to 6 large @boom_cpu cores on a single @awscloud EC2 f1.2xlarge instance. Go check it out!
5
9