Pinned Tweet
Exciting news! We are thrilled to announce the launch of our new Twitter account for Sharc Lab. We work on projects in machine learning, hardware accelerators, and EDA. Follow us for updates on our interdisciplinary research and activities!
Sharc Lab retweeted
With #ICML2023 around the corner, VITA will have a robust presence at Honolulu (12+ of us will fly!). We're thrilled to share our latest findings in #efficient training & #scaling, #graph NN, #LLMs, learning to optimize, and #robustness. Check our #ICML2023 activity at-a-glance:
Sharc Lab retweeted
We are thrilled to announce the lineup of inspiring Keynote Speakers who will grace the stage at #60DAC! These industry leaders will share their insights and expertise, leaving you motivated and ready to embrace the future of technology. dac.com/Conference/2023-Keyn…
Sharc Lab retweeted
HPCA 2024 is now live!
HPCA 2024 will be held in Edinburgh on March 02-06, 2024!
Check out more details on our new website:
hpca-conf.org/2024/
#hpca #live #webpage #Edinburgh #comparch
Sharc Lab retweeted
We’re thrilled to announce the 2023.1 release of the AMD #Vitis unified software platform. Download and start designing today: bit.ly/3Myff0A
Sharc Lab retweeted
Announcing Conference on Parsimony and Learning (CPAL), a new annual conference for researchers in ML, signal processing, optimization, etc. who study parsimonious, low dimensional structures! (1/5)
Sharc Lab retweeted
The 2023.1 release of AMD #Vivado ML Edition has arrived, bringing 8% improvement in quality of results. Download the latest release: bit.ly/42a1lHD
Our PhD student Rishov Sarkar won the Best Paper Runner-Up at FCCM this year!
For his work "LightningSim: Fast and Accurate Trace-Based Simulation for High-Level Synthesis".
Paper: arxiv.org/abs/2304.11219
Code: github.com/sharc-lab/Lightni…
Some recent photos of our PI and researchers at FCCM! (The 31st IEEE International Symposium on Field-Programmable Custom Computing Machines)
Our Work Presented:
LightningSim: Fast and Accurate Trace-Based Simulation for High-Level Synthesis: arxiv.org/abs/2304.11219
DGNN-Booster: A Generic FPGA Accelerator Framework For Dynamic Graph Neural Network Inference: arxiv.org/abs/2304.06831
We want to show off our in-lab FPGA hardware:
- 8 PYNQ Boards with Xilinx Zynq-7000s
- 4 Xilinx ZCU102 Dev Boards
- 3 Raspberry Pis
All networked together so we can do multi-FPGA system experiments as well as allow remote access for our FPGA/HLS course and grad students.





















