@Movellus

Semiconductor chips are the heart of global economy, and Movellus Maestro is the heart of every chip!

 San Jose, CA
movellus.com
Joined April 2014
  • Tweets36
  • Following48
  • Followers125
9Media
Today, Movellus is excited to unveil the next generation of our droop mitigation and DVFS IP. The Aeonic Generate™ AWM3 sets a new benchmark in droop response time while enhancing observability and enabling fine-grain DVFS for improved power efficiency and operational integrity
2
4
222
Thanks @EDNcom for including us in your Superheroes of SoC blog! Take a look at the Aeonic Integrated Droop Response System here: edn.com/droop-response-syste…
1
2
204
#hailtothestartup
Movellus@Movellus27 Sep 2022
Thank you for the shout-out @Intel at Innovation '22! We are excited to be engaged and driving the industry forward! #Movellus #IntelON
1
2
4
Thank you for the shout-out @Intel at Innovation '22! We are excited to be engaged and driving the industry forward! #Movellus #IntelON
Intel News@intelnews27 Sep 2022
Get ready for mind-blowing disruptive technologies for the foundry ecosystem. Astera, Movellus and SiFive are among the first round of companies to receive funding from the $1 billion Intel Foundry Services Innovation Fund. #IntelON Learn more: intel.ly/3Riad8J
1
1
3
Congrats to @Movellus on their series B round! ABF is proud to be part of the investment syndicate and excited to see you grow even more! tinyurl.com/2mca6zpn
2
1
5
Movellus is excited to announce the close of its $23 million Series B, led by @meshventures with SK hynix as a strategic investor. Looking forward to scaling our R&D and accelerating growth! movellus.com/press-release/m…
2
2
4
Congratulations @Syntiantcorp! Onward and upward!
Intel Capital
@intelcapital1 Aug 2022
.@thetechtrib named @Syntiantcorp one of the best 2022 #tech startups in Irvine for utilizing breakthrough neuromorphic computing technology to push cutting-edge #ML from the cloud to edge devices. Check out the full list of honorees below.
1
2
A Thread...(1/4) @MosChipTech and @Movellus take it to the next level by partnering at Design Automation Conference 2022 & demonstrate their recent work for an Automotive client.
1
2
8
We are ready to kick off day 2 of #59DAC. Come visit us at Booth 2518 to learn more about Maestro, intelligent clock networks, and our partners. Come see products from @Andes_Tech , @EsperantoTech , @MosChipTech , and @Syntiantcorp !
1
6
Join us at #59DAC this year at Booth 2518. We will have live demos for Maestro, our intelligent clock network platform that delivers the maximum performance on any process node. Register here for DAC and a private meeting: movellus.com/event/design-au…
1
2
Enabling Big Chip AI Solutions Through Intelligent Clock Networks. Check out our latest blog post here: semiengineering.com/enabling… #IntelligentClockNetworks #ScalableAI

Enabling Big Chip AI Solutions Through Intelligent Clock Networks

For AI compute, simply throwing more chips or processors at the problem is not a scalable solution.

semiengineering.com
1
2
Learn more about how synchronous clock domains benefit emerging AI architectures, and more from Kalar Rajendiran at SemiWiki: semiwiki.com/events/312484-a… #IntelligentClockNetworks #AI

Advantages of Large-Scale Synchronous Clocking Domains in AI Chip Designs

Today, designers address clocking issues with a divide and conquer approach. They may tackle the biggest offenders first and make...

semiwiki.com
1
2
Movellus has a new blog called Clock Talk! In this monthly post, we examine the intersection between emerging applications and clock architectures. Check out our debut article: semiengineering.com/low-eart…

Low Earth Orbit Satellites For More Reliable Internet

Standardized internet protocols could enable 5G internet providers to pool resources and borrow bandwidth when needed.

semiengineering.com
1
3
Congratulations to @EsperantoTech on reaching this critical silicon stage!
Esperanto Technologies@EsperantoTech20 Apr 2022
Esperanto Technologies' #AI inferencing solution is now available for evaluations! You can be next to evaluate Esperanto's #ML accelerators, offering industry-leading energy efficiency, scalability and performance! #riscv #semiconductor @riscv esperanto.ai/News/esperanto-…

Esperanto Technologies’ Massively Parallel RISC-V AI Inferencing Solution Now in Initial Evaluati...

Esperanto Technologies’ Massively Parallel RISC-V AI Inferencing Solution Now in Initial Evaluations

esperanto.ai
1
3
Come join us for the Linley Spring Processor Conference! We will be discussing the need for large synchronous domains in chiplets and SoCs.
1
1
Currently, clocking might be "skewed" up, but intelligent clock networks are using run-time compensation to swing the pendulum back to synchronous domains
Semiconductor Engineering@SemiEngineering30 Mar 2022
At a logical level, synchronous designs are very simple & the clock just happens. But the #clockingnetwork is possibly the most complex in a chip & it’s fraught with the most problems at the physical level semiengineering.com/clocks-g… #clocknetwork #clockdomaincrossing #semiEDA #DVFS

Clocks Getting Skewed Up

The clock network is complex, critical to performance, but often it's treated as an afterthought. Getting this wrong can ruin your chip.

semiengineering.com
1
1
We are excited to announce our collaboration with BAE Systems. Through a subcontractor agreement, we will provide radiation hardened by design, process portable, all-digital Intelligent Clock Network IP to BAE Systems’ FAST Labs™ R&D group. Read more here:lnkd.in/escPZiQJ

LinkedIn

This link will take you to a page that’s not on LinkedIn

lnkd.in
3
1
5
Congratulations to one of our partners, @Syntiantcorp for this well deserved fundraise and vote of confidence!
DesignAndReuse.com@designreuse28 Mar 2022
#AI Chip Company @Syntiantcorp Raises $55 Million to Accelerate Growth design-reuse.com/news/51664/… #semiconductors
1
4
It’s Now Time for Smart Clock Networks semiwiki.com/ip/306649-its-n… #ClockNetwork #InsertionDeleay #LowPower #Movellus #Skew #SmartClock #SmartClockNetwork #UsefulSkew

It’s Now Time for Smart Clock Networks

The trend toward smart subsystems in SOC design now includes smart clock networks. Movellus Maestro brings many advantages to clock design.

semiwiki.com
5
2
4 minute read -- Compares digital PLLs, all digital PLLs, & analog PLLs, including their performance, power, & area for certain applications.  movellus.com/all-digital-pll…
1
1
Load more