@systemC
 The World Wide Web
systemc.co
Joined April 2009
  • Tweets267
  • Following56
  • Followers329
3Media
Do join us on TODAY (Dec 21) at 8.30 pm for a webinar on ‘Semiconductors: India’s $10 Billion Opportunity”. Excellent panel comprising of subject matter experts. Catch the session live at youtu.be/mYQkhL2K4y8

Semiconductor Manufacturing: Swarajya Conversations On India’s $10 Billion Opportunity

In a pathbreaking move that aims to propel India as a hub for elect...

youtube.com
12
1
11
WATCH: A small trailer in the run up to today's panel discussion at 8.30pm IST organized by @SwarajyaMag
1
12
3
25
Follow us for some interesting updates on opensource RISCV Verification.
5
6
DVCon: The Imitation Game bit.ly/1EYxAeF
Accellera Systems Initiative UVM 1.2 Proceeds to IEEE Standardization tinyurl.com/mp98ylx
Accellera Systems Initiative UVM 1.2 Proceeds to IEEE Standardization Quote Sheet tinyurl.com/lvch5dj
Justin Refice Receives Accellera Systems Initiative Technical Excellence Award tinyurl.com/odc3hc5
Accellera Systems Initiative Forms Portable Stimulus Working Group tinyurl.com/mzbtmrl
Accellera Systems Initiative Forms Portable Stimulus Working Group - Quote sheet tinyurl.com/l6fx2es
2
1
SystemC retweeted
COVERIFY@coverify3 Dec 2014
Passing the buck in SystemVerilog systemverilog.net/2014/12/03…
6
2
#DVConEurope day1. 14 tutorials. Something for everyone. Low power for me. #upf #accellera #snps @DVConEurope http://t.co/oec3rtxlM3 - ytri
1
A tutorial on UVM-SystemC at DVCon Europe 2014
2
1
Phillip Hartmann going over SystemC Roadmap
Martin Barnisconi opens #DVConEurope.
2
DVCon Europe 2014 has an ESL track.
Intel's Shishpal Rawat: Multiple hats, Singular focus bit.ly/1mVViC5
The discussion is heating up: "@systemC: Should Verification and Design be done in same language? linkedin.com/groupItem?view=…"
1
1
Should Verification and Design be done in same language? linkedin.com/groupItem?view=…
Did you know that SystemVerilog DPI interface adds a significant C/C++ function call overhead? Vlang is ABI compatible with C/C++.
When the last performance penny matters, Vlang allows you to integrate assembly code in your verification platform. semiwiki.com/forum/content/3…
Load more