Life’s too short for someone else’s silicon.

Joined November 2012
ASIC Design Silicon Proven @machdyne topaz
18
31
1
581
27,356
Replying to @splinedrive
Love the genesys 2
1
1
165
logic destroyer retweeted
I found a bug in another project while vibe coding from the bath but they are very anti-ai so I guess I'll just not fix your bug then...
7
1
20
955
logic destroyer retweeted
I combined 2 of my projects together. 2 #fpgas together working on prime numbers. #blackicemx for #i2c #oled #terminal #display and #icefun crunching the numbers via my #riscv #cpu implementation. #ice40 #verilog #yosys #nextpnr #uart 😀
2
8
1
40
logic destroyer retweeted
STEALTHV — Now With Marketing.
3
3
32
1,171
logic destroyer retweeted
Buy an FPGA. Ruin your life.
get into debt if you must, but buy an FPGA board and get into ASIC design (@tinytapeout)
28
111
8
1,556
65,327
logic destroyer retweeted
Nobody ever wrote code "by hands". You write code with your brain. Or you don't.
63
99
13
2,152
35,405
logic destroyer retweeted
Stealthv quad core
2
16
480
Stealthv quad core
2
16
480
logic destroyer retweeted
Replying to @splinedrive
Thinking at least it runs Linux better than an STM32F429I-DISCO board (on that STM32F4 board with Linux 6.x and Busybox, I couldn't even run multiple Busybox processes due to very constrained 8MB of RAM)! 😅
1
2
224
STEALTHV — Now With Marketing.
3
3
32
1,171
logic destroyer retweeted
The future belongs to those who build it. A tribute to @elonmusk , @Tesla and @SpaceX . KIANV STEALTHV — my custom FPGA SoC in SystemVerilog. 4× RV32IMA, Linux SMP, Sv32, live audio FFT and framebuffer graphics.
3
54
1,423
I'm from Germany, and I have friends who work in the automotive industry, at Porsche and other companies. They told me, "Oh, that's just public relations." And I replied, "Aha. Can you do the same?"
Future fun Roadster demos will include flying over the Snake River or maybe Grand Canyon and landing on its wheels and exceeding half the speed of sound
2
1
9
1,039
logic destroyer retweeted
turn off your wifi now! 💥
🚨 BREAKING: A Broadcom Wi-Fi bug lets anyone in range run code on routers without the password. Quentin Kaiser showed it on Proximus, Orange Belgium and VOO routers and estimates ~1.5M in Belgium are exposed, none patched. The bug dates to 2010. Broadcom won't assign a CVE.
1
6
565
The future belongs to those who build it. A tribute to @elonmusk , @Tesla and @SpaceX . KIANV STEALTHV — my custom FPGA SoC in SystemVerilog. 4× RV32IMA, Linux SMP, Sv32, live audio FFT and framebuffer graphics.
3
54
1,423
Long live the future!
Real life, baby
1
13
773
logic destroyer retweeted
KianV StealthV, my custom quad-core RV32IMA SoC written in SystemVerilog, running Linux SMP on a Digilent Genesys 2. Four pinned render threads share the work in row blocks: fixed-point 3D transforms, depth-tested triangles and Gouraud shading, directly into the Linux framebuffer. Six morphing shapes at around 25 FPS, alongside 48 kHz, 16-bit stereo PCM audio through ALSA. CPU cache coherency, shared memory, framebuffer DMA and audio DMA working together under Linux.
2
10
62
2,057
logic destroyer retweeted
A tribute to Stanford — running on KIANV STEALTHV. My custom SystemVerilog SoC running Linux SMP on an FPGA. Four RV32IMA cores, Sv32 MMU and coherent L1/L2 caches. Still optimizing the L2, but already happy with the results. Nine Stanford 3D models with up to 6,000 triangles each. Fixed-point rendering, Gouraud shading and a 16-bit Z-buffer at 320×240. All four cores dynamically share rasterization work in 8-row tiles, while framebuffer DMA and ALSA handle video and EBM audio under Linux. Models: Stanford Computer Graphics Laboratory / XYZ RGB Music: EBM Neurostrike by Night_City_Radio #RISCV #FPGA #SystemVerilog #Linux #SMP
A tribute to Stanford — running on KIANV STEALTHV. My custom SystemVerilog SoC running Linux SMP on an FPGA. Four RV32IMA cores, Sv32 MMU and coherent L1/L2 caches. Still optimizing the L2, but already happy with the results. Nine Stanford 3D models with up to 6,000 triangles each. Fixed-point rendering, Gouraud shading and a 16-bit Z-buffer at 320×240. All four cores dynamically share rasterization work in 8-row tiles, while framebuffer DMA and ALSA handle video and EBM audio under Linux. Models: Stanford Computer Graphics Laboratory / XYZ RGB Music: EBM Neurostrike by Night_City_Radio #RISCV #FPGA #SystemVerilog #Linux #SMP
4
6
53
1,649
logic destroyer retweeted
Had fun over the last weeks getting @PrismML's ternary LLMs running on cheap second-hand FPGA boards with LiteX! Fully open source, decent (not ridiculous😅) performance, and it already helped improve the ecosystem! Have a look, and try it yourself if you have one of the supported board😙 (Less than $100 for the cheapest one). github.com/enjoy-digital/tri… (More boards and recent Bonsai 2 2B, 4B, 9B models coming soon!)
1
8
51
1,898
logic destroyer retweeted
KIANV StealthV — my custom quad-core RISC-V Linux SoC, written in SystemVerilog and running on FPGA. An X-Wing rotates through a moving starfield, zooms across the screen and switches between Gouraud shading, wireframe and points. No GPU — all 3D rendering runs on the four CPU cores. Four pinned workers handle fixed-point transforms, lighting and rasterization: 6,717 triangles at native 320×240, around 25 FPS on average. RV32IMA, Sv32, private L1 caches, coherent shared L2, framebuffer DMA and ALSA audio running together under Linux SMP. Music: Captain — Space Debris. 3D model: Stylized X-Wing by Alexander Günther (sketchfab.com/3d-models/styl…), CC BY 4.0 (creativecommons.org/licenses…), adapted for the renderer.
4
7
87
2,218
logic destroyer retweeted
Breaking, Europe announced their new innovation project to show Tesla who is boss.
🤖 Made with AI
240
1,941
272
14,006
472,013