@CVCBLR

CVC is a VLSI boutique firm aimed at creating vibrant VLSI ecosystem in India

 Bengaluru, India
cvcblr.com
Joined February 2009
  • Tweets2.2K
  • Following229
  • Followers268
32Media
Generate #UVM TB in less than a minute! Try for free our #DVCreate tool: verifworks.com/products/dvcr… Includes #assertions + std #UVM components
2
1
A panel discussion on "A Start-up Life Ahead" by Stanford Business School graduates. Be there. #PhaseShift2015
7
4
CVC cvcblr.com retweeted
Aldec, Inc.@AldecInc18 Sep 2015
Still managing FPGA requirements with Word and Excel? dld.bz/dkARr
2
1
CVC cvcblr.com retweeted
Verilab@verilab10 Sep 2015
Hot off the press to members of the Technical Program Committee: @dvcon_us submission deadline is now September 15th #dvcon #semiEDA
4
CVC cvcblr.com retweeted
Srinivasan V@sricvc10 Sep 2015
Thanks #dvcon
2
2
#DVCon India goes green with #Andriod app, courtesy @verifnews developed by #Kanchi Univ: verifnews.org/2015/09/dvcon-… #SemiEDA
2
CVC cvcblr.com retweeted
Aldec, Inc.@AldecInc3 Sep 2015
Hybrid Emulation: It's about time! @ARMembedded @ARMcommunit @EETimes ubm.io/1VtOo46
3
1
CVC cvcblr.com retweeted
Invionics@invionics3 Sep 2015
Want to reduce bottlenecks? Get a Value-Added #CAD Design Flow Assessment from @Invionics #EDA #SemiEDA ow.ly/RnxUZ
1
1
CVC cvcblr.com retweeted
Accellera@accellera3 Sep 2015
#DVConEurope registration is open! Early bird rates through Oct 1 dvcon-europe.org/

DVCON EUROPE 2026

The Design and Verification Conference & Exhibition Europe (DVCon Europe) is the premier European technical conference on system, software, design, verification, validation, and integration. It is a...

dvcon-europe.org
5
CVC cvcblr.com retweeted
DVCon Europe@DVConEurope4 Sep 2015
Registration now open for #DVConEurope: bit.ly/1xfJJ9X
6
1
CVC cvcblr.com retweeted
Invionics@invionics4 Sep 2015
#SystemVerilog Insights Series: Alias vs AssignƒWhat's the difference? ow.ly/RnxUQ
1
By Dr. Brad @invionics xitter.cf/ajeetha_cvc/status/639…
Ajeetha Kumari, CVC@ajeetha_cvc4 Sep 2015
"DVCon India 2015 countdown: With Brad Quinton" by @ajeetha_cvc on @LinkedIn linkedin.com/pulse/dvcon-ind…

DVCon India 2015 countdown: With Brad Quinton

Here is another article on this series with CEO of Invionics, Brad Quinton http://verifnews.org/2015/08/dvcon-india-countdown-views-from-invionics-canada/

linkedin.com
Nice thoughts by Mike @testandverif xitter.cf/ajeetha_cvc/status/639…
Ajeetha Kumari, CVC@ajeetha_cvc4 Sep 2015
"DVCon India 2015 countdown: With Mike Bartley" by @ajeetha_cvc on @LinkedIn linkedin.com/pulse/dvcon-ind…
Good views by @gjalan xitter.cf/ajeetha_cvc/status/639…
Ajeetha Kumari, CVC@ajeetha_cvc4 Sep 2015
"DVCon India 2015 countdown: With Gaurav Jalan, Chair" by @ajeetha_cvc on @LinkedIn linkedin.com/pulse/dvcon-ind…

DVCon India 2015 countdown: With Gaurav Jalan, Chair

Here is my recent interaction with Chair of DVCon India 2015. From attendee to Chair a great transformation.

linkedin.com
1
Dave Kelf comments on verification challenges in auto electronics 4 @SemiEngineering bit.ly/1PNKWh3 @52ndDAC @semieda #semip
1
CVC cvcblr.com retweeted
Sigasi@Sigasi2 Sep 2015
Do you use spaces or TABs for #VHDL and #Verilog indentation? How many characters wide?
3
1
CVC cvcblr.com retweeted
Srinivasan V@sricvc3 Sep 2015
Replying to @Sigasi
@Sigasi Do you plan to add #OSVVM and #UVM #VHDL support in your editor?
2
CVC cvcblr.com retweeted
Aldec, Inc.@AldecInc3 Sep 2015
Graphical/Text Design Entry in #FPGA Design. dld.bz/dC6uk
2
1
CVC cvcblr.com retweeted
Invionics@invionics3 Sep 2015
Industry Insights: Excel is NOT an #EDA tool! ow.ly/RnxUW
2
Load more