Arasan Chip Systems is a world-leading supplier of #SoC Intellectual Property Solutions for Mobile Storage & Connectivity. #semiIP #EDA #semiconductor #SemiEDA

San Jose, CA
Joined May 2011
The #MIPI SLIMbus Host v2.0 typically resides in a mobile #platform’s #application processor and provides two-wire, multipurpose connectivity with multiple audio and another low/mid bandwidth peripheral #devices. arasan.com/products/mipi/sli…
35
#Arasan’s SLIMbus® (Serial Low-power Inter-chip Media bus protocol) #Hardware Validation Platform provides the mobile industry a versatile means to assist in the #development and debugging of SLIMbus® products. arasan.com/products/mipi/sli…
1
1
134
#MIPI SoundWire®Slave Controller, typically integrated into audio #DSP/Codecs or directly into audio peripherals such as #Microphones and Amplifiers used in smart #phones, tablets and #mobile PCs. arasan.com/products/mipi/sou…
49
To address the explosive #growth in the mobile industry, the #Mobile Industry Processor Interface (MIPI) Alliance was created to define and promote open standards for interfaces to mobile #application processors. arasan.com/products/mipi/hsi…
45
The High Speed Synchronous Serial Interface (HSI) Controller is used to provide high bandwidth, point-to-point, serial communication between two peers, arasan.com/products/mipi/hsi…
40
#Arasan’s SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP implements the link #protocol to #communicate in half-duplex fashion to transfer the Audio streams and the Control #information together. arasan.com/product/soundwire…
216
#Arasan’s #SWI3S (SoundWire I3S Interface) Manager Controller Core #IP implements the link protocol to communicate in half-duplex fashion to transfer the Audio streams and the Control information together. arasan.com/product/soundwire…
214
The #Arasan I3C Device Controller #IP Implements Device Controller functionality as defined by the #MIPI Alliance’s I3C Specification arasan.com/products/mipi/i3c…
243
The #Arasan I3C Secondary Controller #IP Core implements Active #controller functionality as defined by the #MIPI Alliance’s I3C Specification and Secondary Controller #logic. arasan.com/product/i3c-dual-…
1
164
#Arasan’s LIN #Controller cores are easy to integrate with the rest of the system using either AMBA-APB, AMBA-AHB standard interfaces or other SRAM like simple interfaces. arasan.com/product/lin-contr…
127
#SD 4.1 Host #Controller #IP handles all of the timing and interface protocol requirements to access these media as well as processing the commands in #hardware thereby scaling in both performance and access speeds. arasan.com/products/sd4/sd-4…
49